

FIG. 1A (Prior Art)

10

Prepare HDL code (with no attempt at floorplanning in the code)

12

Compile HDL code to generate RTL netlist

14

perform logic optimization on RTL netlist

16

map optimized RTL netlist to target architecture to generate technology specific netlist

18

assign specific portions of technology specific netlist to specific portions of an IC's area

20


use place and route tools within each area to create circuitry in each area

22

30figs

FIG. 1B (Prior Art)

25







FIG. 2

Fig. 3

201



50 SHEETS PUFFED 5 SQUARE
43-762 100 SHEETS PUFFED 5 SQUARE
43-763 200 SHEETS PUFFED 5 SQUARE
43-764 100 RECYCLED WHITE 5 SQUARE
43-765 200 RECYCLED WHITE 5 SQUARE
Made in U.S.A.

National®Brand

© 2002 National Semiconductor Corporation. All rights reserved. National Semiconductor and the stylized logo are registered trademarks of National Semiconductor Corporation. All other brand and product names are trademarks or registered trademarks of their respective holders.

FIG. 4A





Fig. 4B

351



13.762 500 PIGEON HOLLOW 5 SQUARE
13.763 500 PIGEON HOLLOW 5 SQUARE
42.391 100 SICKLES EYE EASY 5 SQUARE
42.392 100 SICKLES EYE EASY 5 SQUARE
42.393 100 RECYCLED WHITE 5 SQUARE
42.394 200 RECYCLED WHITE 5 SQUARE
Made in U.S.A.



National®Brand

FIG. 5A

Hierarchical Interconnect Optimization 401

Examine Interconnects between RTL
modules resulting from HDL
compilation

403

↓
perform Interconnect optimization
(e.g. remove duplicative I/O's between
modules) at technology
independent RTL netlist level

405

Fig. 5.B

411




Fig. 6

501




Fig. 7 A

← 601

User (or system automatically) directs
a partitioning (and/or floorplanning and/or
replicating and/or splitting) by
selecting/assigning an RTL netlist
module to another IC (e.g. a 2nd IC)

→ 603

System replicates signals between/among
ICs (e.g. common input signals)

→ 605

System creates new RTL netlist for each
IC (e.g. new I/O pins, logic etc.)


→ 607

13-162 500 SQUARE, FLOOR 5 SQUARE
43-382 500 SQUARE, FLOOR 5 SQUARE
43-392 100 SQUARE, FLOOR 5 SQUARE
42-389 200 SQUARE, FLOOR 5 SQUARE
42-399 200 RECYCLED WHITE 5 SQUARE



National Semiconductor
National's Brand
NATIONAL SEMICONDUCTOR CORPORATION
© 1990 National Semiconductor Corporation

FIG. 7B



13-782 500 SHEETS, FILLER 5 SQUARE
42-381 50 SHEETS EYE EASE, SQUARE
42-382 100 SHEETS EYE EASE, SQUARE
42-389 200 SHEETS EYE EASE, SQUARE
42-392 100 RECYCLED WHITE 5 SQUARE
42-399 200 RECYCLED WHITE 5 SQUARE

National® Brand
Made in U.S.A.

Fig. 8A

701

```

module prep2_2 (DATA0, DATA1, DATA2, LDPRE, SEL, RST, CLK, LDCOMP);
output [7:0] DATA0 ;
input [7:0] DATA1, DATA2;
input LDPRE, SEL, RST, CLK, LDCOMP;
wire [7:0] DATA0_internal;
prep2_1 inst1 (CLK, RST, SEL, LDCOMP, LDPRE, DATA1, DATA2, DATA0_internal);
prep2_1 inst2 (CLK, RST, SEL, LDCOMP, LDPRE, DATA0_internal, DATA2, DATA0);
endmodule

```

- 703

```

module prep2_1 (CLK, RST, SEL, LDCOMP, LDPRE, DATA1, DATA2, DATA0);
input CLK, RST, SEL, LDCOMP, LDPRE ;
input [7:0] DATA1, DATA2 ;
output [7:0] DATA0;
reg [7:0] DATA0;
reg [7:0] highreg_output, lowreg_output; // internal registers
wire compare_output = (DATA0 == lowreg_output); // comparator
wire [7:0] mux_output = SEL ? DATA1 : highreg_output; // mux
// registers
always @ (posedge CLK or posedge RST)
begin
    if (RST) begin
        highreg_output = 0;
        lowreg_output = 0;
    end else begin
        if (LDPRE)
            highreg_output = DATA2;
        if (LDCOMP)
            lowreg_output = DATA2;
    end
end
// counter
always @ (posedge CLK or posedge RST)
begin
    if (RST)
        DATA0 = 0;
    else if (compare_output) // load
        DATA0 = mux_output;
    else
        DATA0 = DATA0 + 1;
end
endmodule

```

- 705

Fig. 8B




FIG. 8 C

713




FIG. 8D




FIG. 9 A




FIG. 9B




FIG. 9 C




FIG. 9 D




FIG. 9 E




Fig. 9 F




Fig. 10 A




Fig. 10 B




FIG. 10 C




FIG. 10 D




FIG. 10E




FIG. 11A




FIG. 11B




FIG. 12




FIG. 13

